headerdesktop targvara16iun25

MAI SUNT 00:00:00:00

MAI SUNT

X

headermobile targvara16iun25

MAI SUNT 00:00:00:00

MAI SUNT

X

Promotii popup img

Targul Lecturilor de Vara

Transpport Gratuit la peste 50 lei

-83% -50% -40% -30%

Spre povestile de pus in valiza >>

Logic Design and Verification Using SystemVerilog (Revised)

Logic Design and Verification Using SystemVerilog (Revised) - Donald Thomas

Logic Design and Verification Using SystemVerilog (Revised)

Donald Thomas is Professor Emeritus of Electrical and Computer Engineering at Carnegie Mellon University where he has taught logic design, RT-level design, design languages (Verilog and SystemVerilog), verification, and computer-aided design algorithms for the design of integrated circuits and systems.
Citeste mai mult

-15%

transport gratuit

PRP: 542.11 Lei

!

Acesta este Pretul Recomandat de Producator. Pretul de vanzare al produsului este afisat mai jos.

460.79Lei

460.79Lei

542.11 Lei

Primesti 460 puncte

Important icon msg

Primesti puncte de fidelitate dupa fiecare comanda! 100 puncte de fidelitate reprezinta 1 leu. Foloseste-le la viitoarele achizitii!

Livrare in 2-4 saptamani

Descrierea produsului

Donald Thomas is Professor Emeritus of Electrical and Computer Engineering at Carnegie Mellon University where he has taught logic design, RT-level design, design languages (Verilog and SystemVerilog), verification, and computer-aided design algorithms for the design of integrated circuits and systems.
Citeste mai mult

S-ar putea sa-ti placa si

Parerea ta e inspiratie pentru comunitatea Libris!

Istoricul tau de navigare

Noi suntem despre carti, si la fel este si

Newsletter-ul nostru.

Aboneaza-te la vestile literare si primesti un cupon de -10% pentru viitoarea ta comanda!

*Reducerea aplicata prin cupon nu se cumuleaza, ci se aplica reducerea cea mai mare.

Ma abonez image one
Ma abonez image one