headerdesktop tr50grpasti30apr24

MAI SUNT 00:00:00:00

MAI SUNT

X
headermobile tr50grpasti30apr24

MAI SUNT 00:00:00:00

MAI SUNT

X

Promotii popup img

Transport GRATUIT peste 50 lei!

Carti / Jocuri/ English BOOKS/ Accesorii

Poposeste printre rafturile noastre

Comanda acum!
✕

phone

0371.781.781

Logic Design and Verification Using SystemVerilog (Revised)

De (autor): Donald Thomas

review Goodreads
Logic Design and Verification Using SystemVerilog (Revised) - Donald Thomas

Logic Design and Verification Using SystemVerilog (Revised)

De (autor): Donald Thomas

review Goodreads
Donald Thomas is Professor Emeritus of Electrical and Computer Engineering at Carnegie Mellon University where he has taught logic design, RT-level design, design languages (Verilog and SystemVerilog), verification, and computer-aided design algorithms for the design of integrated circuits and systems.
Citeste mai mult

-10%

transport gratuit

PRP: 542.11 Lei

!

Acesta este Pretul Recomandat de Producator. Pretul de vanzare al produsului este afisat mai jos.

487.90Lei

487.90Lei

542.11 Lei

Primesti 487 puncte

Important icon msg

Primesti puncte de fidelitate dupa fiecare comanda! 100 puncte de fidelitate reprezinta 1 leu. Foloseste-le la viitoarele achizitii!

Livrare in 2-4 saptamani

Adauga in cos cart icon

Descrierea produsului

Donald Thomas is Professor Emeritus of Electrical and Computer Engineering at Carnegie Mellon University where he has taught logic design, RT-level design, design languages (Verilog and SystemVerilog), verification, and computer-aided design algorithms for the design of integrated circuits and systems.
Citeste mai mult

Detaliile produsului

De pe acelasi raft

Parerea ta e inspiratie pentru comunitatea Libris!

Noi suntem despre carti, si la fel este si

Newsletter-ul nostru.

Aboneaza-te la vestile literare si primesti un cupon de -10% pentru viitoarea ta comanda!

*Reducerea aplicata prin cupon nu se cumuleaza, ci se aplica reducerea cea mai mare.

Ma abonez image one
Ma abonez image one