Logic Design and Verification Using SystemVerilog (Revised)
Logic Design and Verification Using SystemVerilog (Revised)
Donald Thomas is Professor Emeritus of Electrical and Computer Engineering at Carnegie Mellon University where he has taught logic design, RT-level design, design languages (Verilog and SystemVerilog), verification, and computer-aided design algorithms for the design of integrated circuits and systems.
PRP: 542.11 Lei
Acesta este Pretul Recomandat de Producator. Pretul de vanzare al produsului este afisat mai jos.
487.90Lei
487.90Lei
542.11 LeiPrimesti 487 puncte
Livrare in 2-4 saptamani
Descrierea produsului
Donald Thomas is Professor Emeritus of Electrical and Computer Engineering at Carnegie Mellon University where he has taught logic design, RT-level design, design languages (Verilog and SystemVerilog), verification, and computer-aided design algorithms for the design of integrated circuits and systems.
Detaliile produsului
